In the Specification

Please amend the specification of this application as follows:

Rewrite the paragraph at page 1, lines 6 to 9 as follows:

--This application claims priority to European Application Serial No. 00402331.3, filed August 21, 2000 (TI 31366EU) and to European Application Serial No. 00402947.6, filed October 24, 2000 (TI 31361EU). US Patent Application Serial No. (TI 31366US) 09/932,651, now U.S. Patent No. 6,751,706, is incorporated herein by reference.--

Rewrite the paragraph at page 5, lines 8 and 9 as follows:

--Figure 3 illustrates Figures 3a and 3b illustrate an example showing the advantages of energy management for a multiprocessor system;--

Rewrite the paragraph at page 9, lines 10 to 27 as follows:

--Figure 4a illustrates a flow chart describing operation of a first embodiment of the power management tasks 38. In block 50, the power management tasks are invoked by the global scheduler 40, which could be executed on the MPU 12 or one of the DSPs 14; the scheduler evaluate evaluates the upcoming application and splits it into tasks with associated precedence and exclusion rules. task list 52 could include, for example, audio/video decoding, display control, keyboard control, character recognition, and so In step 54, the task list 52 is evaluated in view of the task model file 56 and the accepted degradations file 58. model file 56 is part of the profiles 36 of the distributed applications layer 32. The task model file 56 is a previously generated file that assigns different models to each task in the Each model is a collection of data, which could be task list. derived experimentally or by computer aided software design

techniques, which defines characteristics of the associated task, such as latency constraints, priority, data flows, initial energy estimate at a reference processor speed, impacts of degradations, and an execution profile on a given processor as a function of MIPs and time. The degradation list 58 sets forth the variety of degradations that can be used in generating the scenario.--

Rewrite the paragraph at page 10, lines 1 to 23 as follows:

--Each time the task list is modified (i.e., a new task is created or a task is deleted) or when a real time event occur, based on the task list 52 and the task model 56 in step 54, a scenario is built. The scenario allocates the various tasks to the modules and provides priority information setting the priority with which tasks are executed. A scenario energy estimate 59 at a reference speed can be computed from the tasks' energy estimate. If necessary or desirable, tasks may be degraded; i.e., a mode of the task that uses fewer resources may be substituted for the full version of a task. From this scenario, an activities estimate is generated in block 60. The activities estimate uses task activity profiles 62 (from the profiling data 36 of the distributed application layer 32) and a hardware architectural model 64 (also from the profiling data 36 of the distributed application layer 32) to generate probabilistic values for hardware activities that will result from the scenario. The probabilistic values include each module's wait/run time share (effective MHz), accesses to caches and memories, I/O toggling rates and DMA flow requests and data volume. Using a period T that matches the thermal time constant, from the energy estimate 59 at a reference processor speed and the average activities derived in step 60 (particularly, effective processors speeds), it is possible to compute an average power dissipation (step 66 using hardware profiles 68 from profiling data 36) that will be compared to thermal package model in step 70.

the power value exceeds any thresholds set forth in the package thermal model 72, the scenario is rejected in decision block 74. In this case, a new scenario is built in block 54 and steps 60, 66 and 70 are repeated. Otherwise, the scenario is used to execute the task list.--

Rewrite the paragraph at page 13, line 25 to page 14, line 6 as follows:

--The power compute block 66 is shown in Figure 8 7. In this block, the probabilistic activities from block 60 or the measured activities from block 76 are used to compute various energy values and, hence, power values over a period T. The power values are computed in association with hardware power profiles, which are specific to the hardware design of the multiprocessor system 10. The hardware profiles could include a Cpd for each module, logic design style (D-type flip-flop, latches, gated clocks and so on), supply voltages and capacitive loads on the outputs. Power computations can be made for integrated modules, and also for external memory or other external devices.--

Rewrite the paragraph at page 17, line 19 to page 18, line 2 as follows:

--Figure 11 12 provides a more detailed block diagram of MPU 12. An MPU core 130 includes a TaskID register 132 and a compare circuit 134. Core 130 is coupled to instruction cache 20a and data cache 20b. Counters 78 monitor activity within the core. Counters 78 have enable ports (En) coupled to the output of compare circuit 134. Each processor that may independently execute a task (i.e, "autonomous" processors such as an MPU or DSP, but generally not a co-processor or a DMA physical channel) may have a TaskID register 132 and a compare circuit 134. Thus, the device shown in Figure 9

might have three TaskID registers 132 corresponding to the MPU 12, DSP1 14a and DSP2 14b.--

Rewrite the paragraph at page 20, lines 3 to 14 as follows:

--Figure 13 illustrates an implementation of communications device 150 with microphone 152, speaker 154, keypad 156, display 158 and antenna 140 160. Internal processing circuitry 162 includes one or more processing devices with the energy saving features described herein. It is contemplated, of course, that many other types of communications systems and computer systems may also benefit from the present invention, particularly those relying on battery power. Examples of such other computer systems include personal digital assistants (PDAS), portable computers, personal digital assistants (PDAs), smart phones, web phones, and the like. As power dissipation is also of concern in desktop and line-powered computer systems and micro-controller applications, particularly from a reliability standpoint, it is also contemplated that the present invention may also provide benefits to such line-powered systems.--